Community

Featured post
The Korean unicorn packages four NPU dies with 144 GB of HBM3E and bets on an open software stack to serve large language models at lower cost per token.
Featured post
Lotus Microsystems, Oriole Networks, and Atomera have each rolled out technologies tackling the physical limits slowing AI infrastructure.
Featured post
The new XpressConnect PCIe 6.0 and CXL 3.1 Retimers reign in signal integrity challenges in AI data centers and other high-bandwidth installations.
Featured post
Two new CoolGaN BDS additions replace back-to-back silicon MOSFET pairs with chip-scale packages.
Featured post
Broadcom’s high-integration Wi-Fi 8 & NPU-accelerated 50G PON gateway SoCs aim to build a cohesive, 50 Gbps broadband access ecosystem for the AI-infused home.
Featured post
The 64-MHz Cortex-M0+ part includes single-shunt FOC support, dual rail-to-rail op amps, and four programmable comparators in packages as small as QFN20.
Featured post
The new NFC wireless charging chipset uses 13.56-MHz technology and an MCU-free architecture to simplify wireless power integration in ultra-compact wearable devices, such as smart rings.
Featured post
The LM386: How National Semiconductor Put a Speaker Amplifier in Eight Pins
Featured post
The new motor control device simplifies high-efficiency brushless DC systems by combining a 32-bit processor with a specialized hardware vector engine.
Featured post
Microchip’s new digital signal controllers integrate high-resolution control, high-speed analog, and post-quantum cryptography.
Top